DiBattista
20. May 2025 14:20 – 14:40 Emerging Fault Isolation Techniques Innovative Approaches to Ultra Thinning Silicon to Enabling New Insights in IC Failure Analysis Michael DiBattista Varioscale, Inc. I US Abstract Integrated Circuit (IC) backside sample preparation is a critical step in semiconductor failure analysis eabling fault isolation to improve yield and investigate design modifications.…